

FIG. 1 (PRIOR ART)




FIG. 2 (PRIOR ART)




FIG. 3 (PRIOR ART)




FIG. 4 (PRIOR ART)




FIG. 5 (PRIOR ART)




FIG. 6 (PRIOR ART)





FIG. 7 (PRIOR ART)






FIG. 9 (PRIOR ART)





FIG. 10 (PRIOR ART)

							$\circ$
Tag	44	35	40	43	26	41	nction
Register	0	-	2	3	4	5	After Instruc
	_						~ ~
Tag	42	35	40	43	26	41	tion
Register	0	_	2	3	4	5	After Instruction
ס	<b>I</b>	Ι	<u> </u>		<u> </u>	Γ.	0
Tag	42	35	40	25	26	41	Stio
Register	0	1	2	3	4	2	After Instruction
							<b>⟨</b> ⟨
_							
lag	30	35	40	25	26	41	a)
egister lag	30	35	40	25	26	41	Before

FIG. 11



<u>-16. 13</u>




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20 (PRIOR ART)






FIG. 21 (PRIOR ART)



To Decode Stage

FIG. 22



To Decode Stage

FIG. 23





FIG. 24



Input	0	1	3	0	1	3	0	1	
Level 0	1	2	3	1	2	3	1	2	
	4	2	3	4	2	3	4	2 2 4	
	4	4	3	4	4	3	4	4	
	4 4 0 4	0	3 3 0	0	2 4 0	0	0	0	
	4	4	4	4	4	4	4	4	
Level 1	2		0		3		2		
	4		0		3		4		
	2 4 4		0		4		4		
	2		0		3		2		
	2		ő		4		4		
Level 2	0								
	4 4 0				2				
		4	1		4				
		(	)		2 2 4 2				
			1		4				
Level 3									
2010.0	4								
	2 4 4 2 4								
	2								
	4								
	<del>-1</del>								

FIG. 26


$$(x \otimes y) = \begin{bmatrix} (x \otimes y)_{0} \\ (x \otimes y)_{1} \\ (x \otimes y)_{2} \\ (x \otimes y)_{3} \\ (x \otimes y)_{4} \end{bmatrix} = \begin{bmatrix} y_{x_{0}} \\ y_{x_{1}} \\ y_{x_{2}} \\ y_{x_{3}} \\ y_{x_{4}} \end{bmatrix} = \begin{bmatrix} y_{1} \\ y_{4} \\ y_{4} \\ y_{0} \\ y_{4} \end{bmatrix} = \begin{bmatrix} 2 \\ 4 \\ 4 \\ 2 \\ 4 \end{bmatrix}$$

$$x = \begin{bmatrix} x_{0} \\ x_{1} \\ x_{2} \\ x_{3} \\ x_{4} \end{bmatrix} = \begin{bmatrix} 1 \\ 4 \\ 4 \\ 0 \\ 4 \end{bmatrix} \qquad y = \begin{bmatrix} y_{0} \\ y_{1} \\ y_{2} \\ y_{3} \\ y_{4} \end{bmatrix} = \begin{bmatrix} 2 \\ 2 \\ 4 \\ 0 \\ 4 \end{bmatrix}$$

FIG. 27

ĘĊ.

FIG. 28



Logic for one row:




FIG. 29




FIG. 30




FIG. 31




FIG. 32




FIG. 33





FIG. 34







FIG. 36


_	V	Addr	DataV	Data
L	1	2	0	X
	1	10	1	1
	1	42	1	100
ſ	1	7	1	5



	/	Addr	DataV	Data
		2	0	X
1	L	10	1	1
		42	1	100
	)	X	X	X

V	Addr	DataV	Data
1	_ 10	0	X
1	7	1	5
0	X	X	X
0	X	X	X

FIG. 37






FIG. 39




FIG. 40




FIG. 41




FIG. 42




FIG. 43





FIG. 44






FIG. 46




FIG. 47





FIG. 48



-16.49




FIG. 50




FIG. 51




FIG. 52




FIG. 53

•




FIG. 55




FIG. 56VLSI layout.





FIG. 57



.

FIG. 58




FIG. 59




FIG. 60






FIG. 61



. . . . . .

FIG. 62



:

FIG. 63




FIG. 64




FIG. 65